The shift register comprised of metal-oxide thin-film transistors (TFTs) is apt to exhibit anomalously high power consumption because the oxide TFT often has depletion-mode characteristic. We have developed a new shift register circuit in which one of the pull-down TFTs is controlled by capacitive coupling with the clock signal and the input carry signal. Employing this structure, the TFTs with non-zero V DS are always turned off with negative V GS . As a result, unnecessary current through the TFTs is eliminated and the power consumption of the new circuit decreases to the half of our previous one when the threshold voltage of the TFT is À5 V.
Introduction
Thin-film transistors employing metal-oxide semiconductors such as In-GaZn-O (IGZO) are very useful for display devices such as active-matrix liquid-crystal displays (AMLCDs) and active-matrix organic light-emitting diode (AMOLED) displays. They exhibit superior performance to the amorphous silicon (a-Si) TFTs and lower process cost than the lowtemperature polycrystalline silicon (LTPS) TFTs [1, 2] . However, they often have negative threshold voltage (V T ) by process fluctuation and biasillumination stress [3, 4, 5] . Therefore the display-driving circuit such as shift register does not work or exhibit anomalously large power consumption when we adopt conventional circuit structures.
Kim et al. reported new shift register structures that work normally with the depletion-mode oxide TFTs [6, 7] . We also developed a new circuit structure to reduce the power consumption even though the TFTs have negative V T s [8] . In this paper, we report a new shift register circuit with reduced power consumption compared with our previous circuit in the reference [8] by revising the pull-down control scheme.
Operation of shift register
Each stage of the new shift register is composed of seven TFTs and three capacitors, as shown in Fig. 1 (a) . Four clock signals, i.e. CK, CKB, CKL, and CKLB are used. CKL and CKLB fall to À10 V, while CK and CKB fall to 0 V, as shown in Fig. 1 Fig. 1 (c) ). This is the major difference of the new shift register compared with the previous circuit [8] .
The charge left in the F[N] node just after OUT[N] falls to V SS is discharged through both M1 in the current stage and M7 in the previous stage. In the following phases, F[N] node is connected to V SS periodically through M1 in the current stage and M6 in the previous stage. When the F[N] node is not connected to V SS (M1 is off), its voltage becomes lower than V SS due to the capacitive coupling with the falling transition of CKLB through M1 of which the gate-to-channel capacitance is relatively high due to large channel area. Accordingly M2 is completely turned off when CK is high and OUT[N] is low.
Results
We used SmartSpice in simulating the operation of the shift register. First, we made a TFT model by fitting a typical IGZO TFT characteristic that we measured. Then, we generated many models with different V T values by the parallel shift of the original model. Assuming a VGA (640×480) display panel, we attached a 5 kΩ resistor and a 50 pF capacitor to every output node to emulate the scan line load. The channel width/length dimensions of M1-M8 are 80/100, 180/10, 50/10, 50/10, 30/10, 50/10, and 130/10 μm/μm in order. In order to enhance the capacitive coupling through M1, it has longer channel than the others. The capacitances of C B , C D , and C U are 4, 1, and 0.7 pF, respectively. The corresponding TFT and capacitor sizes are same in the new and previous shift registers in comparison. node. Therefore the power supplied by CK for V T = À5 V is reduced to the half of the previous circuit as shown in Fig. 3 . The power supplied by CKB is also reduced by similar amount owing to the same reason.
In our previous circuit, rather large current flows between the V DD and the V SS when the output is high because two TFTs between them are fully turned on. As a result, the power supplied by V DD is as large as 4.6 mW for V T = À5 V. However V DD is eliminated in the new shift register, therefore no power is supplied by V DD . For positive V T values, the V DD power in the previous circuit decreases but never disappears and brings about the power consumption difference in Fig. 4 . Fig. 4 shows the power consumption of the new shift register and the previous circuit with 480 stages over the V T range from À5 V to +4 V. The power consumption of the 480-stage shift register decreases at least 35% over the V T range of interest and it is almost half for V T = À5 V. Since the SPICE simulation of 480-stage shift register was not possible, we obtained the data by adding the power consumption of a single high-output stage and that of four hundred and seventy nine low-output stages. We extracted the power consumption of a high-output stage and that of a low-output stage from the SPICE simulation results of twelve stages and twenty four stages driven at the clock frequency of 14.7 kHz, which was for the VGA panel with 60 Hz frame rate. This method was justified by comparing the 
